MODELING AND ANALYSIS OF MULTI-LEVEL INVERTERS FOR POWER QUALITY PURPOSES

Ahmed El-Sanabary1, Ahmed E. Kalas2 and Kamel El-serafy3
1, 2, 3 Electrical Engineering Department, Faculty of Engineering, Port-Said, Port-Said University, Egypt

ABSTRACT
Multilevel inverter technology has become the most appropriate utilization for high-power medium-voltage drives and transmissions. This paper includes a comparative analysis of the performance of 3-level and 5-level inverters connected to induction motor for power quality purposes. It’s likely to show the benefits of increasing the number of levels in an inverter. A simple space vector modulation algorithm is used for this comparison. This algorithm is applied to Cascaded Multilevel inverter topology. Power quality of these schemes can be enhanced by eliminating the noisy harmonics. In order to reduce the total harmonic distortion of the resulted voltage waveform a passive filter is carefully designed. In this paper, simulation results are carried out using Matlab/Simulink software environment.

Keywords: Multilevel inverter, power quality, SVM, topology, filter design.

1. INTRODUCTION
In recent years, multilevel inverters are attracting applications in range of (400 V – 5.5 KV); it’s too expensive to build a high level inverter. It’s recognized that up to 5-level would satisfy the convenience between power quality and economic considerations.

There are various modulation techniques such as SPWM, SHE, SVPWM. SVM is a digital modulation technique firstly applied for two-level inverters and then extended to multilevel inverters. Choi was the first author to extend the two-level SVM technique to more than three levels. SVPWM is considered the optimal technique as: i) It has the highest dc link voltage utilization ratio, reducing commutation losses and THD; ii) It is suitable for digital signal processing (DSP) implementation with optimal switching patterns as well [6], [7]. A lot of algorithms have been presented during last years [8 - 11]. The worked scheme is based on a simple SVPWM algorithm proposed by Gupta [7], [12]. Passive filters are used to compensate the harmonic distortion and the reactive power [13]. An LC filter is designed to reduce the THD according to IEEE limits. This paper gives a comparative study for 3-level and 5-level of a
cascaded H-bridge inverter showing THD minimization using LC filter. An Induction motor is considered as a standalone load. The whole control system is implemented using MATLAB/SIMULINK.

2. INVERTER TOPOLOGY

The popular topology of cascaded multilevel inverters is shown in Figure 1 and figure 2. The circuit of figure 1 represents the three-level inverter and employs 12 power switching devices in 3 cells with separate dc-bus voltage for each cell. The same for the circuit of figure 2, it represents the five level inverter and employs 24 power switching devices in 6 cells “every 2 cells represent a leg of one phase” with separate dc-bus voltage for each cell.

The space vector diagram of a three-phase voltage source inverter is a hexagon, consisting of six sectors as shown in fig.3.

\[
\begin{bmatrix}
V_a \\
V_b \\
V_c
\end{bmatrix} = \frac{2}{3} \begin{bmatrix}
1 & -0.5 & -0.5 \\
0 & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2}
\end{bmatrix} \begin{bmatrix}
V_a \\
V_b
\end{bmatrix}
\]

(1)

The algorithm in steps is: i) identify the triangle in which the point P is located, ii) then using the small vector analogy in the virtual two-level geometry; the on-times for this triangle can be calculated, iii) For optimal switching sequence, voltage vectors should be chosen to decrease the number of switching when transferring from states to another to decrease thermal stresses on active switches.

Here, the operation is explained for the first sector, the same is applicable for other sectors too.

3. SPACE VECTOR PWM

The concept of space vector modulation is derived from rotating field of AC machine which is used for modulating the inverter output voltage. The three phase quantities can be transformed to their equivalent 2-phase quantity either in synchronously rotating frame (or) stationary frame [14].
The search for the triangle that has point P can be obtained by using two integers $k_1$ and $k_2$, which are dependent on the coordinate $(v_{\alpha}, v_{\beta})$ of point P as [12]:

\[ k_1 = \text{int} \left( \frac{v_{\alpha} + v_{\beta}}{\sqrt{3}} \right) \]  
(2)

\[ k_2 = \text{int} \left( \frac{v_{\beta}}{h} \right) \]  
(3)

The cascaded inverter is simulated using Matlab/Simulink and the following results of voltage and current waveforms of both 3-level and 5-level inverters are obtained.

The special feature of multilevel inverters is that when the number of levels is increased; it reduces the THD. This feature is illustrated in these results which show the great difference of THD values between 3-level and 5-level inverters.
Ahmed El-Sanabary, Ahmed E. Kalas and Kamel El-serafy "MODELING AND ANALYSIS ......"

69 kV and below
69.001 kV through 161 kV
16.001 kV and above

TABLE.1: Voltage Distortion Limits

<table>
<thead>
<tr>
<th>Bus Voltage at PCC</th>
<th>Individual Voltage Distortion (%)</th>
<th>Total Voltage Distortion THD (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>69 kV and below</td>
<td>3.0</td>
<td>5.0</td>
</tr>
<tr>
<td>69.001 kV</td>
<td>1.5</td>
<td>2.5</td>
</tr>
<tr>
<td>16.001 kV</td>
<td>1.0</td>
<td>1.5</td>
</tr>
</tbody>
</table>

4. HARMONIC LIMIT STANDARD

In order to prevent the system waveform from the distortion, a number of harmonic limit standards are exist for system operators and electricity producers to keep the high power quality. The limits depend on the system specifications, such as voltage level and power level.

According to IEEE standards “IEEE std. 519 -1992”; the recommended voltage distortion limits are shown in table [15].

These limits should be used as system design values for the worst case for normal operation. For shorter periods, during start-ups or unusual conditions, the limits may be exceeded by 50%.

Even this great decrease of THD value for 5-level inverter; these results are exceeding the ”IEEE std. 519 -1992” limits. This problem can be fixed by increasing the no. of levels or using a passive filter. Since the control is more complex in higher levels; Hence, the need to use a passive filter to improve the system performance.

5. LC FILTER DESIGN

LC filters are used to attenuate the harmonics. LC-filter has one inductor in series and one capacitor connecting in parallel with inductor. To design the filter, some limits on the parameter values should be considered [16], [17].

To design the filter inductor [18]; the multilevel inverter circuit can be simplified to a buck chopper in figure 13. It's operation is determined according to its switching frequency, the conventional voltage equation of any inductor is

\[ V_I(t) = L \frac{dI(t)}{dt} \]  \hspace{1cm} (4)

This equation can be re-written according to the circuit shown as;

\[ L_{filter} = \frac{v_{dc} - V_{ph} \cdot D T_s}{2 \Delta t} \]  \hspace{1cm} (5)

As the current ripple is maximized at duty cycle of 0.5 (the worst case); the equation of filter inductance is:

\[ L_{filter} = \frac{V_{dc}}{9 f_{sw} \Delta t_{max}} \]  \hspace{1cm} (6)

The filter inductor must be able to limit the ripple at the output current to 10% of the rated amplitude value. The capacitor value is calculated through a percentage (x) of the reactive power absorbed at
Ahmed El-Sanabary, Ahmed E. Kalas and Kamel El-serafy “MODELING AND ANALYSIS ……”

Rated power which indicates to the power factor. It is considered that the maximum power factor variation seen is 5%; however, values > 5% can be used [19]:

\[ C_f = x. C_b ; \quad 0.05p.u < C_f < 0.1p.u \quad (7) \]

Passive damping must be sufficient to avoid oscillation; the damping resistor can be calculated [18]:

\[ R_d = \frac{1}{3 \pi f_{res} C_f} \quad (8) \]

Parameter values of LC filter Design for multilevel inverter connected with IM

<table>
<thead>
<tr>
<th>TABLE.2 System parameters</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Vdc</td>
<td>300 V</td>
</tr>
<tr>
<td>( f_{sw} )</td>
<td>3.6 kHz</td>
</tr>
<tr>
<td>Vn(L−L)</td>
<td>400 V</td>
</tr>
<tr>
<td>( P_n )</td>
<td>5 kW</td>
</tr>
<tr>
<td>( f_n )</td>
<td>50 Hz</td>
</tr>
<tr>
<td>( L_n )</td>
<td>5 ( \times ) ( 10^{-3} ) H</td>
</tr>
<tr>
<td>( C_f )</td>
<td>5 ( \times ) ( 10^{-6} ) Farad</td>
</tr>
<tr>
<td>( f_{res} )</td>
<td>1 kHz “within limits”</td>
</tr>
<tr>
<td>( R_d )</td>
<td>10 ohm</td>
</tr>
</tbody>
</table>

The THD of the Output voltage for both 3-level and 5-level inverters connected to Induction Motor are reduced to safe values as shown in the following Matlab/Simulink results:

![Fig.14 THD value of the Output Voltage waveform of 3-level inverter using LC-filter.](image1)

Consequently the current profile drawn by the induction motor is enhanced; the following results of current waveforms and THD for 3-level and 5-level inverters using Filter shown in Figures approve this enhancement.

![Fig.15 THD value of the Output Voltage waveform of 5-level inverter using LC-filter.](image2)

![Fig.16 phase current waveform of 3-level inverter using filter.](image3)

![Fig.17 phase current waveform of 5-level inverter using filter.](image4)
6. ANALYSIS OF RESULTS

Table 3 compares the obtained results of output voltage and current waveforms and shows the effect of adding the filter for these multilevel inverters. From this table, the output voltage THD values have improved from 27.56% to 3.26% for 3-level inverter and from 14.07% to 1.89% for 5-level inverter.

<table>
<thead>
<tr>
<th>Inverter</th>
<th>Voltage THD (\text{&quot;without filter&quot;} )</th>
<th>Voltage THD (\text{&quot;with filter&quot;} )</th>
<th>Current THD (\text{&quot;without filter&quot;} )</th>
<th>Current THD (\text{&quot;with filter&quot;} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-level</td>
<td>27.56 %</td>
<td>3.26 %</td>
<td>17.85 %</td>
<td>7.34 %</td>
</tr>
<tr>
<td>5-level</td>
<td>14.07 %</td>
<td>1.89 %</td>
<td>11.30 %</td>
<td>4.49 %</td>
</tr>
</tbody>
</table>

7. CONCLUSION

This paper has presented a detailed analysis of 3-level and 5-level inverters with an induction motor as a load to improve their performance. SVM is applied to the CMI. It has approved the senior property of multilevel inverters as the THD has been reduced by increasing the number of levels. The damped filter has been carefully designed to attain the THD to standard safe limits typically 5%. Using this filter, the measured values of THD obtained with Matlab/Simulink are 3.26% for 3-level inverter and 1.89% for 5-level inverter. It is remarked that a considerable reduction in the voltage THD has been attained; also the current profile of the motor has been enhanced due to the presence of this damped filter. It has been concluded that for higher levels, power quality has improved and filter size has reduced. Despite these distinct advantages, there is a limitation for the number of levels for low and medium voltage drives due to the large expenses of the additional components, so it’s convenient to use multilevel inverters up to 5-levels for such a drive.

8. REFERENCES


